Print Page
MT53E512M32D1ZW-046 WT:B
DRAM, LPDDR4, 16 Gbit, 512M x 32bit, 2.133GHz, TFBGA, 200 Pins
Image is for illustrative purposes only. Please refer to product description.
ManufacturerMICRON
Manufacturer Part NoMT53E512M32D1ZW-046 WT:B
Newark Part No.80AJ9999
Your Part Number
Technical Datasheet
129 In Stock
Need more?
Same day shipping
Order before 9pm EST standard shipping
| Quantity | Price |
|---|---|
| 1+ | $64.160 |
| 5+ | $62.800 |
| 10+ | $61.500 |
| 25+ | $60.470 |
| 50+ | $59.330 |
Price for:Each
Minimum: 1
Multiple: 1
$64.16
Line Note
Added to your Order Confirmation, Invoice, and Dispatch note for this order only.
Product Information
ManufacturerMICRON
Manufacturer Part NoMT53E512M32D1ZW-046 WT:B
Newark Part No.80AJ9999
Technical Datasheet
DRAM TypeMobile LPDDR4
Memory Density16Gbit
DRAM Density16Gbit
DRAM Memory Configuration512M x 32bit
Memory Configuration512M x 32bit
Clock Frequency2.133GHz
Clock Frequency Max2.133GHz
Memory Case StyleTFBGA
IC Case / PackageTFBGA
No. of Pins200Pins
Supply Voltage Nom1.1V
Access Time468ps
IC MountingSurface Mount
Operating Temperature Min-25°C
Operating Temperature Max85°C
Product Range-
SVHCNo SVHC (17-Dec-2015)
Product Overview
MT53E512M32D1 is a 16Gb mobile low-power DDR4 SDRAM with low VDDQ (LPDDR4X) high-speed, CMOS dynamic random-access memory device. This device is internally configured with 2 channels or 1 channel ×16 I/O, each channel having 8-banks.
- 16n prefetch DDR architecture, 8 internal banks per channel for concurrent operation
- Single-data-rate CMD/ADR entry, bidirectional/differential data strobe per byte lane
- Programmable READ and WRITE latencies (RL/WL), programmable VSS (ODT) termination
- Directed per-bank refresh for concurrent bank operation and ease of command scheduling
- On-chip temperature sensor to control self refresh rate, partial-array self refresh (PASR)
- Selectable output drive strength (DS), clock-stop capability, single-ended CK and DQS support
- 1.10V VDD2 / 0.60V VDDQ or 1.10V VDDQ operating voltage
- 512 Meg x 32 configuration, LPDDR4, 1 die addressing
- 200-ball TFBGA (Ø0.40 SMD) package, 468ps cycle time
- Operating temperature rating range from -25°C to +85°C
Technical Specifications
DRAM Type
Mobile LPDDR4
DRAM Density
16Gbit
Memory Configuration
512M x 32bit
Clock Frequency Max
2.133GHz
IC Case / Package
TFBGA
Supply Voltage Nom
1.1V
IC Mounting
Surface Mount
Operating Temperature Max
85°C
MSL
MSL 3 - 168 hours
Memory Density
16Gbit
DRAM Memory Configuration
512M x 32bit
Clock Frequency
2.133GHz
Memory Case Style
TFBGA
No. of Pins
200Pins
Access Time
468ps
Operating Temperature Min
-25°C
Product Range
-
SVHC
No SVHC (17-Dec-2015)
Technical Docs (2)
Legislation and Environmental
US ECCN:EAR99
EU ECCN:Unknown
RoHS Compliant:Yes
RoHS
RoHS Phthalates Compliant:Yes
RoHS
SVHC:No SVHC (17-Dec-2015)
Download Product Compliance Certificate
Product Compliance Certificate