¿Necesita más?
| Cantidad | Precio |
|---|---|
| 1+ | $43.870 |
| 5+ | $42.940 |
| 10+ | $42.050 |
| 25+ | $41.340 |
| 50+ | $40.560 |
| 100+ | $40.100 |
Información del producto
Resumen del producto
CY7C1069G30-10ZSXI is a 16Mbit (2M words × 8 bit) dual chip enable high-performance CMOS fast static RAM with error-correcting code (ECC). To write to the device, take chip enables (active-low CE1 LOW and active-low CE2 HIGH) and write enable (active-low WE) input LOW. To read from the device, take chip enables (active-low CE1 LOW and active-low CE2 HIGH) and output enable (active-low OE) LOW while forcing the write enable (active-low WE) HIGH. All I/Os (I/O0 through I/O7) are placed in a high impedance state when the device is deselected (active-low CE1 HIGH or active-low CE2 LOW), and control signals are de-asserted (active-low CE1 / active-low CE2, active-low OE, active-low WE).
- Embedded error-correcting code (ECC) for single-bit error correction
- Low active current ICC is 90mA typical at 100MHz
- Low standby current ISB2 is 20mA typical
- 1.0V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- ERR pin to indicate 1-bit error detection and correction
- 2.2V to 3.6V voltage range
- High speed, tAA=10ns
- 54-pin TSOP II package
- Industrial ambient temperature range from -40°C to +85°C
Especificaciones técnicas
0
0
2Mword x 8bit
TSOP-II
54Pines
0
3
Surface Mount
85
MSL 3 - 168 hours
SRAM asíncrona
16
0
0
2.2
3.6
-
-40
-
No SVHC (21-Jan-2025)
Documentos técnicos (1)
Legislación y medioambiente
RoHS
RoHS
Certificado de conformidad del producto